

Veermata Jijabai Technological Institute (V.J.T.I) (Central Technological Institute, Maharashtra State, INDIA) H. R. Mahajani Marg, Matunga, Mumbai 400019 Tel.No. +91 22 24198101-02 Fax: +91 22 24102874

Website: www.vjti.ac.in

Programme: Diploma in Electronics Engineering (DElnE)

Semester: IV

Implemented from: 2017

OURSE CODE	COURSE	G R	TEACHING SCHEME (HRS/WK)				EXAMINATION SCHEME												
			41:		ТР	CR	PAPER HRS	ТН		ICT	TOTAL		PR		OR		TW		TOTAL MARKS
			L	T				Max	Min	IST	Max,	Min	Max	Min	Max	Mi	Max	Min	
173EX41	Principles of Communication	С	3		2	5	3	80	32	20	100	40	25**	10			25@	10	150
173EX42	Control System	С	3		2	5	3	80	32	20	100	40	25**	10			25@	10	150
173EX43	Electronics II	C	3		2	5.	3	80	32	20	100	40	25**	10 -			25@,	10	150
173EX44	Instrumentation and Electrical System	С	3		2	5	3	80	32	20	100	40	25**	10			25@	10	150
173EX45	Linear Integrated Circuits	С	3		2	5	3	80	32	20	100	40	25**	10			25@	10	150
173EX46	C programming	В	2		2	4							25**	10			25@	10	50
173EX47	Product Study Analysis	В			2	2											25@	10	25
173EX48	Development of Professional practice	B-			2	2					7						25@	10	25
	TOTAL		17		16	33		400		100	500		150				200		850

Abbreviations: B - Basic; C - Core; A - Applied; M - Management; L - Theory Lecture; T - Tutorial; P - Practical; TH - Theory Paper; IST - In-Semester Tests

PR - Practical Exam; OR - Oral Exam; TW- Term Work.

NOTE: a) During Summer Break after IV semester (i.e. between IV and V Semester), students have to undergo mandatory 6 weeks industrial training in large or medium scale industries relevant to the branch or discipline of engineering. This training would be evaluated during V semester.

b) Students have to prepare report of training, which will be evaluated during V semester.

Curriculum Coordinator

Levankhede Head

Diploma in Electronics Engg.

Dean - Diploma

^{*} assessment by Internal Examiner ** assessment by External Examiner @: TW assessment by Internal Examiner