

Veermata Jijabai Technological Institute (V.J.T.I) (Central Technological Institute, Maharashtra State, INDIA) H. R. Mahajani Marg, Matunga, Mumbai 400019

Tel.No. +912224198101-02

Fax: +91 2224102874

Website: www.vjti.ac.in

Programme: Diploma in Electronics Engineering(DElnE)

Semester: V

Implemented from:2017

| COURSE CODE | COURSE | G R | TEACHING SCHEME (HRS/WK) | | | | EXAMINATION SCHEME | | | | | | | | | | | | |
|----------------|--|--------|--------------------------------|---|----|----|--------------------|-----|------------|-----|-------|-----|------|-----|------|-----|------|-----|-------|
| | | | T | т | р | CR | PAPER | TH | | IST | TOTAL | | PR | | OR | | TW | | TOTAL |
| | | | L | 1 | Р | CR | HRS | Max | Min | 131 | Max | Min | Max | Min | Max | Min | Max | Min | MARKS |
| 173EX51 | Industrial Training(6 weeks in summer break after 4 sem) | A | - | - | 6# | 6# | - | - | - | - | - | - | - | - | 75** | 30 | 75@ | 30 | 150 |
| 173EX52 | Power Electronics | C | 3 | - | 3 | 6 | 3 | 80 | 32 | 20 | 100 | 40 | 25** | 10 | | | 25@ | 10 | 150 |
| 173EX53 | Digital Communication | C | 3 | - | 3 | 6 | 3 | 80 | 32 | 20 | 100 | 40 | 25** | 10 | | | 25@ | 10 | 150 |
| 173EX54 | Microprocessor and Microcontroller | С | 3 | - | 3 | 6 | 3 | 80 | 32 | 20 | 100 | 40 | 25** | 10 | | | 25@ | 10 | 150 |
| 173EX55 | Data Communication and Protocols. | С | 3 | - | 3 | 6 | 3 | 80 | 32 | 20 | 100 | 40 | 25** | 10 | | | 25@ | 10 | 150 |
| ## | Elective I (any one) | A | 3 | | 2 | 5 | 3 | 80 | 32 | 20 | 100 | 40 | - | - | 25** | 10 | 25@ | 10 | 150 |
| 173EX57 | Project I | А | - | | 3 | 3 | | | | | | | | | 50** | 20 | 50\$ | 20 | 100 |
| 1594ac | TOTAL | | 15 | - | 17 | 32 | E 5 = 1 | 400 | 11/21/2015 | 100 | 500 | | 100 | | 150 | | 250 | | 1000 |

Abbreviations: B – Basic; C – Core; A – Applied; M – Management; L – Theory Lecture; T – Tutorial; P – Practical; TH – Theory Paper; IST – In-Semester Tests (02); PR – Practical Exam; OR – Oral Exam; TW- Term Work.

(#): Evaluation of industrial training and its reports will be done in 5th semester and credits for same will be included in 5th semester and the credits for same will be included in 5th semester mark sheet. The teaching load assigned to a faculty member for guiding students in preparation of training report and its evaluation for a batch of students(equivalent to practical batch size) would be 1hour/week in 5th semester.

Curriculum Coordinator

Diploma in Electronics Engg.

Dean -Diploma

^{*} Assessment by Internal Examiner ** assessment by External Examiner @: TW assessment by Internal Examiner \$: Project Report ##list of electives for Semester V and VI



VeermataJijabai Technological Institute (V.J.T.I) (Central Technological Institute, Maharashtra State, INDIA) H. R. Mahajani Marg, Matunga, Mumbai 400019 Tel.No. +912224198101-02 Fax: +91 2224102874

Website: www.vjti.ac.in

Programme: Diploma in Electronics Engineering (DElnE)

Implemented from:2017

List of Elective Subjects for Semester V and VI

| Sr. No. | Course code | Course Name | | | | |
|------------|-------------|--------------------------------------|--|--|--|--|
| 1 | 173EX56E1 | PLC /SCADA | | | | |
| 2 | 173EX56E2 | Smart Grid Communication | | | | |
| 3 | 173EX56E3 | Biomedical Instrumentation | | | | |
| 4 | 173EX56E4 | Very Large Scale Integration(VLSI) | | | | |
| 5 | 173EX56E5 | Internet of Things(IoT) | | | | |
| 6 | 173EX64E1 | Mobile Communication | | | | |
| 7 | 173EX64E2 | Electronics Circuit Design | | | | |
| 8 | 173EX64E3 | Signals and Systems | | | | |
| 9 | 173EX64E4 | Image processing and Neural networks | | | | |
| 10 | 173EX64E5 | Software Skill | | | | |

Curriculum Coordinator

Diploma in El

Plead in Electronics Engg. Dean -Diploma

Page | 7